



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/742,250

12/20/2000

Carl Werner

00-167-C

8064

20306

7590

10/04/2005

MCDONNELL BOEHNEN HULBERT & BERGHOFF LLP  
300 S. WACKER DRIVE  
32ND FLOOR  
CHICAGO, IL 60606

EXAMINER

NGUYEN, LINH V

ART UNIT

PAPER NUMBER

2819

DATE MAILED: 10/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/742,250

Applicant(s)

WERNER ET AL.

Examiner

Linh V. Nguyen

Art Unit

2819

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 08 August 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 11-14 is/are allowed.
- 6) ☐ Claim(s) 1-7,9-10,15-23 is/are rejected.
- 7) ☒ Claim(s) 8 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 20 December 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

### **DETAILED ACTION**

1. This office action is in response to applicant's communication filed on 8/8/05.

Claims 1 – 23 are pending on this office action.

### ***Response to Arguments***

2. Applicant's arguments, with respect to the rejection(s) of claim 1 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn.

However, upon further consideration, a new ground(s) of rejection is made in view of Koyama et al. U.S. Patent No. 5,703,582.

### ***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1 – 4, 7 and 15 – 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Koyama et al. U.S. Patent No. 5,703,582.

Regarding claim 1, Fig. 1 of Koyama et al. discloses a method for improving resolution of a current driver, where the current mode driver (Fig. 1) is operable to provide an output that falls within a predetermined range (Col. 4 lines 44 – 54), the method comprising the steps of: sensing (34) at least one of a process condition, a voltage condition and a temperature condition (Col. 6 lines 7 - 13) with a PVT detector

Art Unit: 2819

(34); adjusting a full scale current of a DAC (Col. 9 lines 10 - 15) in accordance with an output of the PVT detector (output of 34) ; and setting a current control signal (control gates of S3s) based on an output of the DAC (41, 42), the current control signal (control gates of S3s) being applied to the current mode driver (S3) to improve resolution of the current mode driver (Fig. 1; also see Fig. 6).

Regarding claim 2, wherein the step of adjusting the full-scale current comprises the steps of: generating an adjustment signal (output of 34) in response to the sensing steps (34); and applying the adjustment signal to the current mode driver (S3), the adjustment signal causing the current mode driver (Fig. 1; also see Fig. 6) to adjust the full scale current (Col. 9 lines 10 - 15).

Regarding claim 3, wherein the step of applying the adjustment signal (output of 34) to the current mode driver (S3) comprises applying at least one predetermined voltage (output of 34) to a corresponding at least one transistor switch (S3).

Regarding claim 4, the current control signal comprises a plurality of bits (See Fig. 6 for disclosing multiple bits controlling of 34)

Regarding claim 7, wherein the sensing steps comprises: applying a PVT independent current (42) to a PVT sensitive load (R'); and detecting (34) a voltage drop across the PVT load.

Regarding claim 15, Fig. 1 of Koyama et al. discloses a method of improving resolution of a current mode driver, comprising the steps of: applying a first current control signal (output of 34) to a digital-to-analog converter (11), the digital-to-analog converter providing a first output in response thereto (41, 42); applying the first output

Art Unit: 2819

(41, displayed) as a gate voltage (Col. 8 lines 18 – 30)) to control a full scale current of an output driver DAC (Col. 9 lines 10 - 15); calibrating the output driver by comparing (34) a second output (42), which is provided by the output driver (11), with a reference ( $V_{ref}$ ); and augmenting the first current control signal (output of 34) when the second output differs (42s) from the reference ( $V_{ref}$ ).

Regarding claim 16, wherein the step of calibrating (A, B closed) the output driver (11) comprises: deriving the second output from a signal (summing output signals at 42) provided directly by the output driver (11).

Regarding claim 17, wherein the step of deriving the second output (42) comprises applying the signal (non-output terminal signal 42) to a resistive divider ( $R'$ ).

Regarding claim 18, wherein the step of deriving the second output comprises applying the signal to a transconductance stage (34).

Regarding claim 19, wherein the step of deriving the second output comprises applying the signal to a switched capacitor circuit (35, A, B).

Regarding claim 20, wherein the first current control signal is applied under user control (36).

### ***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Koyama et al. as applied to claim 1 above, in view of Gillig U.S. patent No. 5,604,468.

Koyama et al. as applied to claim 1 above, discloses the sensing step (34) in a lock-loop condition. However, Koyama et al. does not explicitly disclose the lock-loop is either a delay lock loop or phase lock loop.

Fig. 5 Gillig teaches a temperature-sensing system comprises determining a condition associated with a phase-locked loop or a delayed-locked loop (Col. 4 line 62 - Col. 5 line 10).

Koyama et al. Gillig are common subject matter of sensing circuit. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to apply the locked-loop circuit taught by Gillig's sensing-circuit to the sensing-circuit of King et al. for the purpose of providing accurate, linear and repeatable temperature compensation with more simplified circuitry (Gillig' s Col. 2 lines 1 - 4).

7. Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over King et al. as applied to claim 1 above.

Regarding claim s 9 and 10, Koyama et al. as applied to claim 1 above, does not explicitly disclose the sensitive parameter (output of 34) is either in the form of AC or DC parameter. It would have been obvious to one in the art at the time the invention was made to implement the sensitive elements in a electrical circuit either in the form AC or DC parameter, because in every electrical system, the process parameters of every electrical system must be either in the form of AC or DC.

Art Unit: 2819

8. Claims 21 - 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Koyama et al. as applied to claim 1 above, in view of Bellaouar et al. U.S. Patent No. 6,308,049.

Regarding claim 21, Koyama et al. as applied to claim 1 above, does not explicitly disclose the current mode driver is a multi-pulse amplitude modulation.

Fig. 5 of Bellaouar et al. discloses a current mode driver (10) is a multi-pulse amplitude modulation (PAM, See Col. 5 lines 23 – 26).

Koyama et al. and Bellaouar et al. are common subject matter for current driver. Therefore it would have been obvious to one ordinary skill in the art at the time the invention was made to incorporated the pulse amplitude modulation current driver taught by Bellaouar et al. in to the current driver of King et al. for the purpose of providing amplitude controlling of the current driver.

9. Regarding claims 22 and 23, Koyama et al. combined with Bellaouar et al. as applied to claim 21 above, teaches a current adjusting process, but does not explicitly discloses the adjusting current is occur either during power up or after power up. It would have been obvious to one having ordinary skill in the art at the time the invention was made to have the adjusting current process is occur either during power up or after power up, since the adjusting current of Koyama et al. is require to have power to implement the adjusting current process, therefore the adjusting current of King et al. must be either occur during power up or after the power up.

***Allowable Subject Matter***

10. Claim 8 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior art does not teach or suggest applying a pulse in parallel to a delay line and a first plurality of latches, wherein the delay lines comprises a second plurality of delay stages; coupling an output of a subset of the plurality of delays stages to an input of a corresponding latch.

11. Claims 11 - 14 are allowed.

The following is an examiner's statement of reasons for allowance:

With respect to claim 11, in addition to other elements in the claim, the prior art does not teach or suggest a current output driver having: applying the current control signal to cause the output driver to sink a second current; wherein the second current is less than the full scale current; and applying a second current adjustment signal to alter the second current of the output driver; and calibrating the altered full scale current of the output driver and the altered second current of the output driver by comparing the altered full scale current with a first reference and comparing the altered second current with a second reference.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."



***Prior Art***

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

**Contact Information**

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Robert Pascal can be reached at (571) 272-1769. The fax phone numbers for the organization where this application or proceeding is assigned are (571-273-8300) for regular communications and (571-273-8300) for After Final communications.

10/2/05

Linh Van Nguyen

Art Unit 2819

A handwritten signature in black ink, appearing to read 'Linh Van Nguyen', is written over the typed name.